

MAX705-MAX708/MAX813L

Low-Cost, µP Supervisory Circuits

General Description

Features

The MAX705-MAX708/MAX813L microprocessor (μ P) supervisory circuits reduce the complexity and number of components required to monitor power-supply and battery functions in μ P systems. These devices significantly improve system reliability and accuracy compared to separate ICs or discrete components.

The MAX705/MAX706/MAX813L provide four functions:

- 1) A reset output during power-up, power-down, and brownout conditions.
- An independent watchdog output that goes low if the watchdog input has not been toggled within 1.6 seconds.
- 3) A 1.25V threshold detector for power-fail warning, low-battery detection, or for monitoring a power supply other than +5V.
- 4) An active-low manual-reset input.


The MAX707/MAX708 are the same as the MAX705/ MAX706, except an active-high reset is substituted for the watchdog timer. The MAX813L is the same as the MAX705, except RESET is provided instead of RESET.

Two supply-voltage monitor levels are available: The MAX705/MAX707/MAX813L generate a reset pulse when the supply voltage drops below 4.65V, while the MAX706/MAX708 generate a reset pulse below 4.40V. All four parts are available in 8-pin DIP, SO and μ MAX® packages.

Applications

Computers Controllers Intelligent Instruments Automotive Systems Critical µP Power Monitoring

µMAX is a registered trademark of Maxim Integrated Products, Inc.



- Available in Tiny µMAX Package
- Guaranteed RESET Valid at V_{CC} = 1V
- Precision Supply-Voltage Monitor 4.65V in MAX705/MAX707/MAX813L 4.40V in MAX706/MAX708
- 200ms Reset Pulse Width
- Debounced TTL/CMOS-Compatible Manual-Reset Input
- Independent Watchdog Timer—1.6s Timeout (MAX705/MAX706)
- Active-High Reset Output (MAX707/MAX708/MAX813L)
- Voltage Monitor for Power-Fail or Low-Battery Warning

Ordering Information


PART	TEMP RANGE	PIN-PACKAGE
MAX705CPA	0°C to +70°C	8 Plastic DIP
MAX705CSA	0°C to +70°C	8 SO
MAX705CUA	0°C to +70°C	8 μΜΑΧ
MAX705C/D	0°C to +70°C	Dice*

Ordering Information continued at end of data sheet.

* Dice are specified at $T_A = +25 \,^{\circ}C$.

** Contact factory for availability and processing to MIL-STD-883. Devices in PDIP, SO and μMAX packages are available in both leaded and lead-free packaging. Specify lead free by adding the + symbol at the end of the part number when ordering. Lead-free not available for CERDIP package.

Pin Configurations



For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

ABSOLUTE MAXIMUM RATINGS

Terminal Voltage (with respect to GND)

V _{CC} -0.3V to 6.0 All Other Inputs (Note 1) -0.3V to (V _{CC} + 0.3	VC VC
Input Current	
V _{CC}	
Output Current (all outputs)	٦A
Plastic DIP (derate 9.09mW/°C above +70°C) 727m	
SO (derate 5.88mW/°C above +70°C)	

CERDIP (derate 8.00mW/°C above +70°C)
MAX70 C MAX813LC 0° C to +70°C
MAX70_E, MAX813LE
MAX70_MJA
Storage Temperature Range
Lead Temperature (soldering, 10s) +300°C
Soldering Temperature (reflow)
Lead(Pb)-free+260°C
Containing Lead(Pb)+240°C

Note 1: The input voltage limits on PFI and MR can be exceeded if the input current is less than 10mA.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 4.75V \text{ to } 5.5V \text{ for MAX705/MAX707/MAX813L}, V_{CC} = 4.5V \text{ to } 5.5V \text{ for MAX706/MAX708}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.})$


PARAMETI	ER	SYMBOL	CO	NDITIONS	MIN	ТҮР	MAX	UNITS		
			MAX70_C		1.0		5.5			
Operating Voltage Rang	je	Vcc	MAX813LC		1.1		5.5	V		
			MAX70_E/M, MA	X813LE/M	1.2	1.2 5.5				
			MAX705C, MAX7	706C, MAX813LC		150	350			
Cuerch (Current		L	MAX705E/M, MA	X706E/M, MAX813LE/M		150	500			
Supply Current		ISUPPLY	MAX707C, MAX7	708C		50	350	μA		
			MAX707E/M, MA	X708E/M		50	500			
Depart Threadedd (Nata (2)	\/	MAX705, MAX70	07, MAX813L	4.50	4.65	4.75	V		
Reset Threshold (Note 2	2)	V _{RT}	MAX706, MAX70	18	4.25	4.40	4.50			
Reset Threshold Hystere	sis (Note 2)					40		mV		
Reset Pulse Width (Note	e 2)	t _{RS}			140	200	280	ms		
			I _{SOURCE} = 800µ/	4	V _{CC} - 1.5					
RESET Output Voltage			I _{SINK} = 3.2mA				0.4	l v		
RESET Output voltage			MAX70_C, V _{CC} =	= 1V, I _{SINK} = 50µA			0.3			
			MAX70_E/M, V _{CC}	$_{\rm C} = 1.2$ V, $I_{\rm SINK} = 100 \mu$ A			0.3			
			MAX707, MAX70	08, ISOURCE = 800µA	Vcc - 1.5					
			MAX707, MAX70	08, I _{SINK} = 1.2mA			0.4			
RESET Output Voltage			MAX813LC, ISOU	$IRCE = 4\mu A$, $V_{CC} = 1.1V$	0.8			V		
neser Oulput vollage			MAX813LE/M, ISC	$PURCE = 4\mu A, V_{CC} = 1.2V$	0.9					
			MAX813L	ISOURCE = 800µA	Vcc - 1.5					
			IVIAX013L	$I_{SINK} = 3.2 \text{mA}$			0.4			
Watchdog Timeout Peri	bc	twp	MAX705, MAX70	6, MAX813L	1.00	1.60	2.25	S		
WDI Pulse Width		twp	$V_{IL} = 0.4V, V_{IH} =$	(V _{CC}) (0.8)	50			ns		
WDI Input Threshold	Low		MAX705, MAX70	06, MAX813L,			0.8	V		
WDI IIIput IIIIesholu	High		$V_{CC} = 5V$		3.5			1 V		
WDI Input Current			MAX705, MAX706		50	150				
WDI Input Current			MAX705, MAX706	6, MAX813L, WDI = 0V	-150	-50		μA		
		MAX705, MAX706 I _{SOURCE} = 800µA		V _{CC} - 1.5						
WDO Output Voltage			MAX705, MAX70 I _{SINK} = 1.2mA	06, MAX813L,			0.4	V		


ELECTRICAL CHARACTERISTICS (continued) ($V_{CC} = 4.75V$ to 5.5V for MAX705/MAX707/MAX813L, $V_{CC} = 4.5V$ to 5.5V for MAX706/MAX708, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)


PARAMET	ER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
MR Pull-Up Current			$\overline{MR} = 0V$	100	250	600	μA
MR Pulse Width		t _{MR}		150			ns
MR Input Threshold	Low					0.8	V
	High			2.0			v
MR to Reset Out Delay	(Note 2)	t _{MD}				250	ns
PFI Input Threshold			$V_{CC} = 5V$	1.20	1.25	1.30	V
PFI Input Current				-25.00	+0.01	+25.00	nA
PFO Output Voltage			ISOURCE = 800µA	V _{CC} - 1.5			V
FFO Output voltage			I _{SINK} = 3.2mA			0.4	v

Note 2: Applies to both RESET in the MAX705–MAX708 and RESET in the MAX707/MAX708/MAX813L.


Typical Operating Characteristics










POWER-FAIL COMPARATOR Assertion response time








MAX707/MAX708/MAX813L RESET OUTPUT VOLTAGE vs. Supply voltage



MAX813L RESET RESPONSE TIME



Maxim Integrated

Pin Description

		PI	N							
MAX705/	/MAX706	MAX707	/MAX708	MAX	813L	NAME	FUNCTION			
DIP/SO	μΜΑΧ	DIP/SO	μΜΑΧ	DIP/SO	μΜΑΧ					
1	3	1	3	1	3	MR	Manual-Reset Input triggers a reset pulse when pulled below 0.8V. This active-low input has an inter- nal 250µA pull-up current. It can be driven from a TTL or CMOS logic line as well as shorted to ground with a switch.			
2	4	2	4	2	4	V _{CC}	+5V Supply Input			
3	5	3	5	3	5	GND	0V Ground Reference for all signals			
4	6	4	6	4	6	PFI	Power-Fail Voltage Monitor Input. When PFI is less than 1.25V, $\overline{\rm PFO}$ goes low. Connect PFI to GND or $\rm V_{CC}$ when not used.			
5	7	5	7	5	7	PFO	Power-Fail Output goes low and sinks current when PFI is less than 1.25V; otherwise PFO stays high.			
6	8			6	8	WDI	Watchdog Input. If WDI remains high or low for 1.6sec, the internal watchdog timer runs out and WDO goes low (Figure 1). Floating WDI or connect- ing WDI to a high-impedance three-state buffer dis- ables the watchdog feature. The internal watchdog timer clears whenever reset is asserted, WDI is three- stated, or WDI sees a rising or falling edge.			
		6				N.C.	No Connect			
7	1	7	1			RESET	Active-Low Reset Output pulses low for 200ms when triggered, and stays low whenever V_{CC} is below the reset threshold (4.65V in the MAX705 and 4.40V in the MAX706). It remains low for 200ms after V_{CC} rises above the reset threshold or \overline{MR} goes from low to high (Figure 3). A watchdog timeout will not trigger \overline{RESET} unless \overline{WDO} is connected to \overline{MR} .			
8	2	_	_	8	2	WDO	Watchdog Output pulls low when the internal watch- dog timer finishes its 1.6sec count and does not go high again until the watchdog is cleared. \overline{WDO} also goes low during low-line conditions. Whenever V _{CC} is below the reset threshold, \overline{WDO} stays low; however, unlike RESET, \overline{WDO} does not have a minimum pulse width. As soon as V _{CC} rises above the reset thresh- old, \overline{WDO} goes high with no delay.			
		8	2	7	1	RESET	Active-High Reset Output is the inverse of RESET. Whenever RESET is high, RESET is low, and vice versa (Figure 2). The MAX813L has a RESET output only.			




Figure 1. MAX705/MAX706/MAX813L Block Diagram

Detailed Description

Reset Output

A microprocessor's (μ P's) reset input starts the μ P in a known state. Whenever the μ P is in an unknown state, it should be held in reset. The MAX705-MAX708/MAX813L assert reset during power-up and prevent code execution errors during power-down or brownout conditions.

On power-up, once V_{CC} reaches 1V, $\overline{\text{RESET}}$ is a guaranteed logic low of 0.4V or less. As V_{CC} rises, $\overline{\text{RESET}}$ stays low. When V_{CC} rises above the reset threshold, an internal timer releases $\overline{\text{RESET}}$ after about 200ms. $\overline{\text{RESET}}$ pulses low whenever V_{CC} dips below the reset threshold, i.e. brownout condition. If brownout occurs in the middle of a previously initiated reset pulse, the pulse continues for at least another 140ms. On power-down, once V_{CC} falls below the reset threshold, $\overline{\text{RESET}}$ stays low and is guaranteed to be 0.4V or less until V_{CC} drops below 1V.

The MAX707/MAX708/MAX813L active-high RESET output is simply the complement of the RESET output, and is guaranteed to be valid with V_{CC} down to 1.1V. Some μ Ps, such as Intel's 80C51, require an active-high reset pulse.

Watchdog Timer

The MAX705/MAX706/MAX813L watchdog circuit monitors the μ P's activity. If the μ P does not toggle the watchdog input (WDI) within 1.6sec and WDI is not three-stated, WDO goes low. As long as RESET is asserted or the




Figure 2. MAX707/MAX708 Block Diagram

WDI input is three-stated, the watchdog timer will stay cleared and will not count. As soon as reset is released and WDI is driven high or low, the timer will start counting. Pulses as short as 50ns can be detected.

Typically, \overline{WDO} will be connected to the non-maskable interrupt input (NMI) of a μ P. When V_{CC} drops below the reset threshold, \overline{WDO} will go low whether or not the watchdog timer has timed out yet. Normally this would trigger an NMI interrupt, but RESET goes low simultaneously, and thus overrides the NMI interrupt.

If WDI is left unconnected, $\overline{\text{WDO}}$ can be used as a low-line output. Since floating WDI disables the internal timer, $\overline{\text{WDO}}$ goes low only when V_{CC} falls below the reset threshold, thus functioning as a low-line output.

The MAX705/MAX706 have a watchdog timer and a RESET output. The MAX707/MAX708 have both active-high and active-low reset outputs. The MAX813L has both an active-high reset output and a watchdog timer.

Manual Reset

The manual-reset input (MR) allows reset to be triggered by a pushbutton switch. The switch is effectively debounced by the 140ms minimum reset pulse width. MR is TTL/CMOS logic compatible, so it can be driven by an external logic line. MR can be used to force a watchdog timeout to generate a reset pulse in the MAX705/ MAX706/MAX813L. Simply connect WDO to MR.

Power-Fail Comparator

The power-fail comparator can be used for various purposes because its output and noninverting input are not internally connected. The inverting input is internally connected to a 1.25V reference.




Figure 3. MAX705/MAX706/MAX813L Watchdog Timing




Figure 4. MAX705/MAX706 RESET, MR, and WDO Timing with WDI Three-Stated. The MAX707/MAX708/MAX813L RESET output is the inverse of RESET shown.

To build an early-warning circuit for power failure, connect the PFI pin to a voltage divider (see *Typical Operating Circuit*). Choose the voltage divider ratio so that the voltage at PFI falls below 1.25V just before the +5V regulator drops out. Use PFO to interrupt the μ P so it can prepare for an orderly power-down.

Applications Information

Ensuring a Valid RESET Output Down to $V_{CC} = 0V$

When V_{CC} falls below 1V, the MAX705-MAX708 RESET output no longer sinks current—it becomes an open circuit. High-impedance CMOS logic inputs can drift to undetermined voltages if left undriven. If a pull-down resistor is added to the RESET pin as shown in Figure 5, any stray charge or leakage currents will be drained to ground, holding RESET low. Resistor value (R1) is not critical. It should be about 100k Ω , large enough not to load RESET and small enough to pull RESET to ground.

Monitoring Voltages Other Than the Unregulated DC Input

Monitor voltages other than the unregulated DC by connecting a voltage divider to PFI and adjusting the ratio appropriately. If required, add hysteresis by connecting a resistor (with a value approximately 10 times the sum of the two resistors in the potential divider network) between PFI and PFO. A capacitor between PFI and GND will reduce the power-fail circuit's sensitivity to high-frequency noise on the line being monitored. RESET can be asserted on other voltages in addition to the +5V V_{CC} line. Connect PFO to MR to initiate a RESET pulse when PFI drops below 1.25V. Figure 6 shows the MAX705-MAX708 configured to assert RESET when the +5V supply falls below the reset threshold, or when the +12V supply falls below approximately 11V.

Monitoring a Negative Voltage

The power-fail comparator can also monitor a negative supply rail (Figure 7). When the negative rail is good (a negative voltage of large magnitude), \overrightarrow{PFO} is low, and when the negative rail is degraded (a negative voltage of lesser magnitude), \overrightarrow{PFO} is high. By adding the resistors and transistor as shown, a high \overrightarrow{PFO} triggers reset. As long as \overrightarrow{PFO} remains high, the MAX705-MAX708/MAX813L will keep reset asserted (RESET = low, RESET = high). Note that this circuit's accuracy depends on the PFI threshold tolerance, the V_{CC} line, and the resistors.




Figure 5. RESET Valid to Ground Circuit




Figure 7. Monitoring a Negative Voltage




Figure 6. Monitoring Both +5V and +12V




Figure 8. Interfacing to µPs with Bidirectional Reset I/O

Interfacing to µPs with Bidirectional Reset Pins

 μPs with bidirectional reset pins, such as the Motorola 68HC11 series, can contend with the MAX705-MAX708 RESET output. If, for example, the RESET output is driven high and the μP wants to pull it low, indeterminate logic levels may result. To correct this, connect a 4.7k Ω resistor between the RESET output and the μP reset I/O, as in Figure 8. Buffer the RESET output to other system components.


Ordering Information (continued)

Uraering	j information	(continuea)
PART	TEMP RANGE	PIN-PACKAGE
MAX705EPA	-40°C to +85°C	8 Plastic DIP
MAX705ESA	-40°C to +85°C	8 SO
MAX705EUA	-40°C to +85°C	8 µMAX
MAX705MJA	-55°C to +125°C	8 CERDIP**
MAX706CPA	0°C to +70°C	8 Plastic DIP
MAX706CSA	0°C to +70°C	8 SO
MAX706CUA	0°C to +70°C	8 μΜΑΧ
MAX706C/D	0°C to +70°C	Dice*
MAX706EPA	-40°C to +85°C	8 Plastic DIP
MAX706ESA	-40°C to +85°C	8 SO
MAX706EUA	-40°C to +85°C	8 μΜΑΧ
MAX706MJA	-55°C to +125°C	8 CERDIP**
MAX707CPA	0°C to +70°C	8 Plastic DIP
MAX707CSA	0°C to +70°C	8 SO
MAX707CUA	0°C to +70°C	8 μΜΑΧ
MAX707C/D	0°C to +70°C	Dice*
MAX707EPA	-40°C to +85°C	8 Plastic DIP
MAX707ESA	-40°C to +85°C	8 SO
MAX707EUA	-40°C to +85°C	8 µMAX
MAX707MJA	-55°C to +125°C	8 CERDIP**
MAX708CPA	0°C to +70°C	8 Plastic DIP
MAX708CSA	0°C to +70°C	8 SO
MAX708CUA	0°C to +70°C	8 μΜΑΧ
MAX708C/D	0°C to +70°C	Dice*
MAX708EPA	-40°C to +85°C	8 Plastic DIP
MAX708ESA	-40°C to +85°C	8 SO
MAX708EUA	-40°C to +85°C	8 μΜΑΧ
MAX708MJA	-55°C to +125°C	8 CERDIP**
MAX813LCPA	0°C to +70°C	8 Plastic DIP
MAX813LCSA	0°C to +70°C	8 SO
MAX813LCUA	0°C to +70°C	8 μΜΑΧ
MAX813LC/D	0°C to +70°C	Dice*
MAX813LEPA	-40°C to +85°C	8 Plastic DIP
MAX813LESA	-40°C to +85°C	8 SO
MAX813LEUA	-40°C to +85°C	8 μΜΑΧ
MAX813LMJA	-55°C to +125°C	8 CERDIP**


* Dice are specified at $T_A = +25 \,^{\circ}C$.

** Contact factory for availability and processing to MIL-STD-883. Devices in PDIP, SO and µMAX packages are available in both leaded and lead-free packaging. Specify lead free by adding the + symbol at the end of the part number when ordering. Lead free not available for CERDIP package.

Pin Configurations (continued)



Chip Topography



() ARE FOR MAX813L ONLY. TRANSISTOR COUNT: 572 SUBSTRATE MUST BE LEFT UNCONNECTED.

µP Supervisory Circuits

Price [†] 1000-up (\$)		1./1	5.20	3.23	3.61	*	3.55	3.58	2.17	1.38*	*001	1.71	1.71	0.88*	1.63	3.90	3.42	++	++	+	3.88	++	3.59	3.66	3.26	3.90	+	\$	++	++	1.02*	++	+-	#	3.82	1110
sniq	•	•	× .	~	16	16	16	16	~	× 0	~ o	0 x	0 00	~	8	16	16	16	16	8	16	∞	×	8	∞	8	~	16	3	3	8	8	8	8	16	•
ls∪PPLY Backup Mode μA Max (typ)		10.01	((((((((((((((((((((1(0.4)	5(0.04)				100	(0.0)2	I(U.4)					5(0.04)		TBD	TBD	TBD	5(0.04)	TBD	5(0.05)	1(0.4)	5(0.05)	1(0.4)	TBD	TBD				TBD	TBD	TBD		0.1.00.0001
ls∪PPLY Operating Mode Max (typ) Max (typ)	20.02	(cmn)7.0	0.35(0.2)		0.1(0.035)						(+0)200	0.35(0.2)	0.35(0.2)	0.35(0.2)	0.35(0.2)	0.15(0.06)	0.15(0.07)	TBD			.035)	TBD	0.35(0.2)	0.5(0.4)	0.35(0.2)	0.5(0.4)	TBD	TBD	0.06(0.024)	0.06(0.024)	0.35(0.2)	TBD	TBD	TBD	0.15(0.07)	0 5(0.32)
Battery-On Output					>		>									>					>						>									
Low-Line Low-Line																>	>	2	>	7							2	>				2			2	
Manual-Reset Input									2	> :	\$	<u>د</u> د	• >	>	>	>	>	>	>							>	>				>	2	2	2	2	
Power-Fail Comparator		,	2	2	>		>	>		> :	\	<i>.</i> .	• >	>	>	>	>	>	~		V/±2%	>	VI±2%	V/±2%	2	V/±2%	>				V/±2%	V/±2%	V/±2%	V/±2%	VI±2%	
Protect					10ns</td <td></td> <td></td> <td>2</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td><!--10ns</td--><td>✓/10ns</td><td>></td><td>`</td><td>></td><td>ر/10ns</td><td></td><td></td><td></td><td></td><td></td><td>></td><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td>7/10ns</td><td>3</td></td>			2								10ns</td <td>✓/10ns</td> <td>></td> <td>`</td> <td>></td> <td>ر/10ns</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>></td> <td>></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>7/10ns</td> <td>3</td>	✓/10ns	>	`	>	ر /10ns						>	>							7 /10ns	3
V _{BATT} -to-V _{OUT} On Resistance Max (Ω)		100	400	400	25					400	400					25		TBD	TBD	TBD	25	IBD	400	400	400	400	TBD	TBD								227
V _{CC} -to-V _{OUT} On Resistance Max (Ω)			₽,	9	1.2					01	0					1.2		TBD	TBD	TBD	1.2	TBD	10	9	10	6	TBD	TBD								u c
Backup-Battery Switch		,	2	2	2		2		,	2;	>					>		2	1	2	2	7.	2	2	2	1	2	٢								;
Separate Watchdog Output					2	ţ,	2	2				<u>ر</u> د				>	2	2	>		2						2				2		2		2	
Nominal Watchdog Timeout Period (sec), if Available	0 12/0/21/0	7.1/0.0/01.0	0.1	1.6	1.6/adj.	patt		1.6/adj.			21	0.1	1.6			_	1	1.6	1.6		1.6/adj.	1.6	1.6	1.6	1.6		1.6				1.6		1.6		_	
FESET Valid to V _{CC} = 1V				2	2	125mAh				2	\$	T			>	2	>	2	~	2				2	2	2	>	>	7	2	2	>	2	2	2	
Active-High Reset					>	1A and a	、	2				,		>			>		ζ		>						V/±1.5%			2		V/±1%			2	
wol-evitoA Beset			2		>	the MAX6		2							>		2	2				V/±1.5%		-			5%	V/±1.5%	、	-		%	/±1%		2	
təcəA muminiM Pulse WibiW əslu9		1	140	:	140/adj.	dule with		35/adj.			+	140			140							140		140	140		140			140	140			140		
teset Voind (V) Threshold (V)	5			/3.08	4.65/4.40	MAX1691 is a n	Adj. 3				1 2.05/2.95/5.08		2.93/3.08		2.63/2.93/3.08 1	4.65		2.63/2.93/3.07/3.08		/3.07/3.08										4.65/4.40/ 2.63/2.93/3.08	4.65	4.80/4.70/4.55/3.03 1	4.55/3.03		4.65/4.40/ 2.63/2.93/3.08	0 3 1/1 EV
Part Number	131		e l		4/693A	_					MAA/04K/S/1		/S/T		MAX708R/S/T	MAX791	MAX792L/M/R/S/T	R/S/U/T		U/T		,	R/S/T		R/S/T				MAX809L/M/R/S/T	/M/R/S/T			K/L/N/T		MAX820L/M/R/S/T	MVD1210

Prices provided are for design guidance and are FOB USA (unless otherwise noted). International prices will differ due to local duties, taxes, and exchange rates. Future product—contact factory for pricing and availability. Specifications are preliminary. 25,000 pc. price, factory direct

+ + *

Package Information

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
8 µMAX	U8-1	<u>21-0036</u>
8 Plastic DIP	P8-1	<u>21-0043</u>
8 SO	S8-2	<u>21-0041</u>

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/92	Initial release	—
8	3/10	Updated the <i>Features</i> , <i>Absolute Maximum Ratings</i> , <i>Typical Operating Characteristics</i> , Figures 3, 7, 8, and the <i>Package Information</i> sections.	1, 2, 4, 7, 8, 10
9	1/13	Updated package code for 8 SO package	11



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

12

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.